Пожалуйста, используйте этот идентификатор, чтобы цитировать или ссылаться на этот ресурс: http://dspace.opu.ua/jspui/handle/123456789/11041
Название: A Method of the Result Preparation in Addition-Based Circuits
Авторы: Drozd, Oleksandr
Sachenko, Anatoliy
Grzeszczyk, Konrad
Vasylkiv, Nadiia
Drozd, Julia
Turchenko, Iryna
Karachka, Andrij
Дрозд, Олександр Валентинович
Саченко, Анатолій Олексійович
Грзежзюк, Конрад
Васильків, Надія Михайлівна
Дрозд, Юлія Володимирівна
Турченко, Ірина Василівна
Карачка, Андрій Федорович
Дрозд, Александр Валентинович
Саченко, Анатолий Алексеевич
Грзежзюк, Конрад
Василькив, Надежда Михайловна
Дрозд, Юлия Владимировна
Турченко, Ирина Васильевна
Карачка, Андрей Федорович
Ключевые слова: method of the result preparation
floating-point addition
mantissa, paralleling of processes
circuit parallelism
Дата публикации: 2019
Библиографическое описание: Drozd, O., Sachenko, A., Grzeszczyk, K., Vasylkiv, N., Drozd, J., Turchenko, I., Karachka, A. (2019). A Method of the Result Preparation in Addition-Based Circuits. Proceedings of the 10th IEEE International Conference on Intelligent Data Acquisition and Advanced Computing Systems: Technology and Applications, Conference 18-21 Sept. 2019, Vol. 1, p. 239–243.
A Method of the Result Preparation in Addition-Based Circuits / O. Drozd, A. Sachenko, K. Grzeszczyk, N. Vasylkiv, J. Drozd, I. Turchenko, A. Karachka // Proceedings of the 10th IEEE International Conference on Intelligent Data Acquisition and Advanced Computing Systems: Technology and Applications : Conference 18-21 Sept. 2019. – 2019. – Vol. 1. – P. 239–243.
Краткий осмотр (реферат): This paper is devoted to development of a method of the results preparation for development of the digital circuits carrying out addition operation which is basic for arithmetic calculations. The method of the results preparation is widely presented in information technologies. By this method all libraries, including libraries of the software and IP-core libraries are organized. The method gained development in design of the fixed-point adders on FPGA with the LUT-oriented architecture for the organization of operation of the logical elements in the dynamic arithmetic mode with the accelerated propagation of carry signal. We offer development of a method of the results preparation for realization of arithmetic addition of the floating-point numbers which plays an important role in processing of approximate data. Floating-point addition operates with the numbers presented by mantissas and exponents. The method of the results preparation provides paralleling of processing the exponents and mantissas which are traditionally carried out consistently: at first operations with exponents determine shift sizes, and then the shift of mantissas is executed. Parallelization of processes is carried out by preparation of a set of the sums for various options of their relative positioning after shift. The size of shift is used for the choice of the sum corresponding to it from a set of the prepared sums. The offered method is estimated by time of operation performance in floating-point addition and complexity of its realization for decisions with various level of circuit parallelism.
URI (Унифицированный идентификатор ресурса): https://ieeexplore.ieee.org/document/8924435
http://dspace.opu.ua/jspui/handle/123456789/11041
Располагается в коллекциях:Статті каф. КІСМ

Файлы этого ресурса:
Файл Описание РазмерФормат 
IDAACS 19 A Method of the Result Preparation in Addition-Based Circuits 70.pdf98.88 kBAdobe PDFПросмотреть/Открыть


Все ресурсы в архиве электронных ресурсов защищены авторским правом, все права сохранены.